CliffHangerNotes
From DaphneWiki
(Difference between revisions)
(Created page with "== Cliff Hanger == === TMS 9128 NL info === ==== Pin-Out ==== {| border="1" cellpadding="2" cellspacing="0" |'''Pin''' |'''Name''' |'''Description''' |- |1 |RAS' |[output] RAS' D...") |
(→Pin-Out) |
||
Line 57: | Line 57: | ||
|34 | |34 | ||
|RST'/SYNC | |RST'/SYNC | ||
- | |[input] reset when low, can be used | + | |[input] reset when low (under 0.6V), can be used to indicate 'sync active' when voltage is 10-12. It appears that cliff hanger does use this to sync to the laserdisc video. |
|- | |- | ||
|35 | |35 |
Revision as of 18:59, 6 October 2016
Cliff Hanger
TMS 9128 NL info
Pin-Out
Pin | Name | Description |
1 | RAS' | [output] RAS' DRAM strobe |
2 | CAS' | [output] CAS' DRAM strobe |
3-10 | AD7-AD0 | [output] DRAM address output |
11 | R/W' | [output] DRAM read/write output |
12 | VSS | Ground |
13 | MODE | [input] VDP register mode |
14 | CSW' | [input] chip select write strobe |
15 | CSR' | [input] chip select read strobe |
16 | INT' | [output] chip generated interrupt at the start of new vblank |
17-24 | CD7-CD0 | [input/output] 8-bit data bus to whatever is controlling the VDP (usually the CPU). CD0 is the most significant bit. |
25-32 | RD7-RD0 | [input/output] DRAM data bus |
33 | VDD | power supply, 5V |
34 | RST'/SYNC | [input] reset when low (under 0.6V), can be used to indicate 'sync active' when voltage is 10-12. It appears that cliff hanger does use this to sync to the laserdisc video. |
35 | B-Y | [output] analog color channel output |
36 | Y | [output] analog color channel output |
37 | ? | ? |
38 | R-Y | [output] analog color channel output |
39 | XTAL2 | [input] clock input |
40 | XTAL1 | [input] clock input |